| ชื่อเรื่อง | : | A high speed low power CAM with a parity bit and power-gated ML sensing |
| นักวิจัย | : | Do, Anh Tuan , Chen, Shoushun , Kong, Zhi Hui , Yeo, Kiat Seng |
| คำค้น | : | DRNTU::Engineering::Electrical and electronic engineering. |
| หน่วยงาน | : | Nanyang Technological University, Singapore |
| ผู้ร่วมงาน | : | - |
| ปีพิมพ์ | : | 2555 |
| อ้างอิง | : | Do, A.-T., Chen, S., Kong, Z.-H., & Yeo, K. S. (2013). A high speed low power CAM with a parity bit and power-gated ML sensing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(1), 151-156. , http://hdl.handle.net/10220/16855 , http://dx.doi.org/10.1109/TVLSI.2011.2178276 |
| ที่มา | : | - |
| ความเชี่ยวชาญ | : | - |
| ความสัมพันธ์ | : | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
| ขอบเขตของเนื้อหา | : | - |
| บทคัดย่อ/คำอธิบาย | : | Content addressable memory (CAM) offers high-speed search function in a single clock cycle. Due to its parallel match-line (ML) comparison, CAM is power-hungry. Thus, robust, high-speed and low-power ML sense amplifiers are highly sought-after in CAM designs. In this paper, we introduce a parity bit that leads to 39% sensing delay reduction at a cost of less than 1% area and power overhead. Furthermore, we propose an effective gated-power technique to reduce the peak and average power consumption and enhance the robustness of the design against process variations. A feedback loop is employed to auto-turn off the power supply to the comparison elements and hence reduce the average power consumption by 64%. The proposed design can work at a supply voltage down to 0.5 V. |
| บรรณานุกรม | : |
Do, Anh Tuan , Chen, Shoushun , Kong, Zhi Hui , Yeo, Kiat Seng . (2555). A high speed low power CAM with a parity bit and power-gated ML sensing.
กรุงเทพมหานคร : Nanyang Technological University, Singapore. Do, Anh Tuan , Chen, Shoushun , Kong, Zhi Hui , Yeo, Kiat Seng . 2555. "A high speed low power CAM with a parity bit and power-gated ML sensing".
กรุงเทพมหานคร : Nanyang Technological University, Singapore. Do, Anh Tuan , Chen, Shoushun , Kong, Zhi Hui , Yeo, Kiat Seng . "A high speed low power CAM with a parity bit and power-gated ML sensing."
กรุงเทพมหานคร : Nanyang Technological University, Singapore, 2555. Print. Do, Anh Tuan , Chen, Shoushun , Kong, Zhi Hui , Yeo, Kiat Seng . A high speed low power CAM with a parity bit and power-gated ML sensing. กรุงเทพมหานคร : Nanyang Technological University, Singapore; 2555.
|
ridm@nrct.go.th ระบบคลังข้อมูลงานวิจัยไทย รายการโปรดที่คุณเลือกไว้
