ridm@nrct.go.th   ระบบคลังข้อมูลงานวิจัยไทย   รายการโปรดที่คุณเลือกไว้

Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS

หน่วยงาน Nanyang Technological University, Singapore

รายละเอียด

ชื่อเรื่อง : Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS
นักวิจัย : Muralidharan, Ramya , Chang, Chip Hong
คำค้น : DRNTU::Engineering::Electrical and electronic engineering
หน่วยงาน : Nanyang Technological University, Singapore
ผู้ร่วมงาน : -
ปีพิมพ์ : 2555
อ้างอิง : Muralidharan, R., & Chang, C. H. (2012). Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(10), 2263-2274. , http://hdl.handle.net/10220/11449 , http://dx.doi.org/10.1109/TCSI.2012.2185334
ที่มา : -
ความเชี่ยวชาญ : -
ความสัมพันธ์ : IEEE transactions on circuits and systems I : regular papers
ขอบเขตของเนื้อหา : -
บทคัดย่อ/คำอธิบาย :

Residue Number System (RNS) is often adopted to implement long and repetitive multiplications of cryptographic and signal processing algorithms. To sustain the competitive advantages of RNS over two's complement system in pervasive computing platforms, the hardware cost of parallel modulo arithmetic operations must be lowered. In this paper, new low power and low area modulo multipliers for the well-established {2n - 1, 2n, 2n + 1} based RNS are proposed. The proposed modulo 2n-1 and modulo 2n + 1 multipliers are based on the radix-8 Booth encoding technique. The requisite hard multiples in the critical path are generated by fast customized parallel-prefix adders. In the proposed modulo 2n - 1 multiplier, the number of partial products is lowered to ⌊n/3⌋ + 1, which is around 33% reduction over radix-4 Booth encoded multiplier for n = 32-64 . For modulo 2n + 1 multiplication, the aggregate bias due to the hard multiple and the modulo-reduced partial product generations is composed of multiplier-dependent dynamic bias and multiplier-independent static bias. Both biases have been reduced by properties of modulo 2n + 1 arithmetic and merged into only three n-bit words. Consequently, the total number of partial products in the proposed modulo 2n + 1 multiplier is given by ⌊n/3⌋ + 6, which is 11% and 35% reduction over radix-4 Booth encoded multiplier for n = 32 and 64, respectively. From synthesis results for {2n - 1, 2n, 2n + 1} based RNS multipliers constructed from different modulo 2n - 1 and modulo 2n + 1 multipliers, our proposed modulo multipliers save 4%-40% and 24%-34% area as well as 21%-40% and 7%-19% total power dissipation over radix-4 Booth encoded and non-encoded modulo multipliers, respectively. These results are well correlated with th- theoretical estimation based on the normalized area model.

บรรณานุกรม :
Muralidharan, Ramya , Chang, Chip Hong . (2555). Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS.
    กรุงเทพมหานคร : Nanyang Technological University, Singapore.
Muralidharan, Ramya , Chang, Chip Hong . 2555. "Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS".
    กรุงเทพมหานคร : Nanyang Technological University, Singapore.
Muralidharan, Ramya , Chang, Chip Hong . "Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS."
    กรุงเทพมหานคร : Nanyang Technological University, Singapore, 2555. Print.
Muralidharan, Ramya , Chang, Chip Hong . Area-power efficient modulo 2n-1 and modulo 2n+1 multipliers for {2n-1, 2n, 2n+1} based RNS. กรุงเทพมหานคร : Nanyang Technological University, Singapore; 2555.