ridm@nrct.go.th   ระบบคลังข้อมูลงานวิจัยไทย   รายการโปรดที่คุณเลือกไว้

Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization

หน่วยงาน Nanyang Technological University, Singapore

รายละเอียด

ชื่อเรื่อง : Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization
นักวิจัย : Chen, Shoushun , Amine, Bermak
คำค้น : DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
หน่วยงาน : Nanyang Technological University, Singapore
ผู้ร่วมงาน : -
ปีพิมพ์ : 2550
อ้างอิง : Chen, S. S., & Amine, B. (2007). Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 15(3), 346-357. , 1063-8210 , http://hdl.handle.net/10220/6331 , http://dx.doi.org/10.1109/TVLSI.2007.893624
ที่มา : -
ความเชี่ยวชาญ : -
ความสัมพันธ์ : IEEE transactions on very large scale integration (VLSI) systems
ขอบเขตของเนื้อหา : -
บทคัดย่อ/คำอธิบาย :

This paper presents a time-to-first spike (TFS) and address event representation (AER)-based CMOS vision sensor performing image capture and on-chip histogram equalization (HE). The pixel values are read-out using an asynchronous handshaking type of read-out, while the HE processing is carried out using simple and yet robust digital timer occupying a very small silicon area (0.1times0.6 mm2). Low-power operation (10 nA per pixel) is achieved since the pixels are only allowed to switch once per frame. Once the pixel is acknowledged, it is granted access to the bus and then forced into a stand-by mode until the next frame cycle starts again. Timing errors inherent in AER-type of imagers are reduced using a number of novel techniques such as fair and fast arbitration using toggled priority (TP), higher-radix, and pipelined arbitration. A verilog simulator was developed in order to simulate the effect of timing errors encountered in AER-based imagers. A prototype chip was implemented in AMIS 0.35 mum process with a silicon area of 3.1times3.2 mm2. Successful operation of the prototype is illustrated through experimental measurements.

บรรณานุกรม :
Chen, Shoushun , Amine, Bermak . (2550). Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization.
    กรุงเทพมหานคร : Nanyang Technological University, Singapore.
Chen, Shoushun , Amine, Bermak . 2550. "Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization".
    กรุงเทพมหานคร : Nanyang Technological University, Singapore.
Chen, Shoushun , Amine, Bermak . "Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization."
    กรุงเทพมหานคร : Nanyang Technological University, Singapore, 2550. Print.
Chen, Shoushun , Amine, Bermak . Arbitrated time-to-first spike CMOS image sensor with on-chip histogram equalization. กรุงเทพมหานคร : Nanyang Technological University, Singapore; 2550.